Interconnection delay has become a dominant factor in IC design. 互連線(xiàn)時(shí)延是集成電路設計中非常重要的影響因素。
The using of EDA can reduce the design period, design cost and increase the rate of final products. 利用計算機軟件進(jìn)行輔助設計會(huì )大大減少集成電路設計時(shí)間,降低設計成本,提高成品率。