VLSI architecture for the implementation of image compression coding using pipeline and time division multiplexing technology in lifting wavelet transform and SPIHT was proposed.