The upper system adopts double DSP processors design, the gate and correlation arithmetic as well as trisection arithmetic are applied to improve the adaptability of the system.