The thesis designs a 12 bit 100MS/s pipeline ADC, mainly the structure of the ADC, the sample/hold circuit, the sub-ADC of each level, the MDAC and the digital correction circuit.