The principle and device configuration of the series in/parallel out CCD tapped delay line with a tap interval of N-bit are described with the emphasis on the configuretion of tapped and non-tapped clock electrodes.