The practice shows that this method can save a lot of FPGA resources,which just need over 100 LE logic unit to effectively solve the FIR digital filter design algorithms in FPGA resource issues.