The developed debug platform supports multi-core debug technology inclusive of cycle-based breakpoint insertion and single step for general purpose cores/IP on a SoC chip.