Page Directory Entry.In an MMU with two level page table, this term is used for the 32 bit entry in the first level table, or page directory.Each PDE maps 1M on ARM, 4M on X86.