In this paper, we present a register allocation algorithm based on pseudo-random testability metrics for minimizing Built-in Selftest (BIST) resources.