If INTR is enable by both INTE bits, then the output and input buffers both cause interrupt requests.是什么意思_If INTR is enable by both INTE bits, then the output and input buffers both cause interrupt requests.在線(xiàn)翻譯_英語(yǔ)_讀音_用法_例句