By integrating high-speed data acquisition and low sped I/O, this design satisfies both high sped and low speed processors, displays excellent compatibility.