As time-to-market pressures and chip complexities growing, current design tools and methodologies are inadequate for developing million gates System-On-Chip (SOC).