An interface which generally has the ability to gain mastership of the bus in order to give the central processor the address of a subroutine which the processor will use to service the peripheral.