A new method of designing and implementing high-capacity FIFO(First In First Out) memory by CPLD based on SRAM(HY64UD16322A) and DRAM(HY57V281620E)is introduced.