A 32-bit multiplier is presented in which many methods, such as Booth algorithm, 4-2 compressors, Wallace tree algorithm,and carry-lookahead adder, are applied, which results in high speed performance.

 
  • 該文提出的32位乘法器,采用了Booth編碼、4-2壓縮器、Wallace樹(shù)算法以及超前進(jìn)位加法器等多種算法和技術(shù),在節約面積的同時(shí),獲得了高速度的性能。
今日熱詞
目錄 附錄 查詞歷史
国内精品美女A∨在线播放xuan